

## PATENT APPLICATION

Sheet 1 of 1

<b>FORM PTO-1449</b>  <b>LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT</b>  (Use several sheets if necessary)	ATTY. DOCKET NO.	SERIAL NO.
	10003431-1	
	APPLICANT <b>Peter Ho et al.</b>	
	FILING DATE	GROUP

Jc925 U.S. PTO

10/066019

01/30/02

## REFERENCE DESIGNATION

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME
JAT	1A	6,236,524	May 22, 2001	Gregoire et al.
JAT	1B	6,137,832	Oct. 24, 2000	Lin et al.
JAT	1C	6,005,892	Dec. 21, 1999	Yiu
JAT	1D	4,727,578	Feb. 23, 1988	Molnar
	1E			
	1F			
	1G			
	1H			
	1I			
	1J			
	1K			

## FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	NAME	TRANSLATION	
					YES	NO
	1L					
	1M					
	1N					
	1O					
	1P					

## OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

JAT	1Q	Lai, Benny, et al., "A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit," 1991 IEEE International Solid-State Circuits Conference, 91CH2960-3/91/0000-0144, 1991.
JAT	1R	Shakiba, Mohammad Hossein, "A 2.5Gb/s Adaptive Cable Equalizer," 1999 IEEE International Solid-State Circuits Conference, 0-7803-5126-6/99, 1999.
JAT	1S	Yen, Chu-Sun, et al., "Distribution and Equalization of Signal on Coaxial Cables Used in 10 Mbit/s Baseband Local Area Networks," IEEE Transactions on Communications, Vol. COM-31, No. 10, Oct. 1983.

EXAMINER

DATE CONSIDERED